The embedded Flash memory has been playing an indispensable role in microcontroller units, recently. However, the memory macro is difficult to shrink in obedience to the scaling law from 90-nm technology nodes. Because not only the channel length of the Flash cells is little shorten but also the peripheral circuits still consist of almost high voltage (HV) transistors to apply over 10 V. Additionally, the disadvantage makes the memory access speed limited. Therefore, small memory cell operated within the low voltage is hopefully required. For these years, a resistive random access memory (ReRAM) has been attractively developed [1-2] within 2 V and 100μA.
Introduction
The embedded Flash memory has been playing an indispensable role in microcontroller units, recently. However, the memory macro is difficult to shrink in obedience to the scaling law from 90-nm technology nodes. Because not only the channel length of the Flash cells is little shorten but also the peripheral circuits still consist of almost high voltage (HV) transistors to apply over 10 V. Additionally, the disadvantage makes the memory access speed limited. Therefore, small memory cell operated within the low voltage is hopefully required. For these years, a resistive random access memory (ReRAM) has been attractively developed [1] [2] within 2 V and 100μA.
In this paper, we propose a novel circuitry configuration of ReRAM by using 1.2-V transistors in 90-nm technology. This is simulated for both the high-speed read access and the stable write operation.
Proposal circuitry configuration of ReRAM
The resistive memory of the transition metal oxide (TMO) junction, for instance, a Pt / NiO / Pt structure, operates by applying less than 2 V [1] . It makes a contribution to reduce the ReRAM macro area, because not only the memory cell is small but also the peripheral circuits consists of only the 1.2-V and 1.8-V transistors without HV transistors. On the other hand, taking it into consideration that the SET driver is connected to the main BL, the BL select switch (Y-sel) with 1.8-V transistors would make the BL interval wide. To realize the highly condensed memory array, it is necessary to arrange it by the minimum pitch interval of WLs, SLs, and BLs. Our proposal ReRAM circuitry configuration is shown in Fig. 1 . Since the Y-sels of 1.2-V transistors are connected to every BL and the SL-sels of 1.8V transistors to every couple of the SLs, the minimum interval of them is available. Additionally, the SET and the RESET drivers are arranged on the SL side. A memory cell consists of a pair of a 1.2-V select transistor and a resistive memory (1T-1R), as shown in Fig. 2 . Thus, this configuration is expected to be much smaller.
Since the TMO characterizes both a low voltage operation and a large resistive ratio of high resistive state (HRS) to low resistive state (LRS), its high-speed read sensing is therefore expected. The dash line indicates the read current path in Fig. 1 . Both the gate voltage of the clamp amp and the reference voltage of the sense amp are 1.0 V and 0.7 V, respectively. We defined the TMO operating parameters in Table 1 , which was referred by the DC operating distribution in Fig. 3 [2] .
The current direction in the SET / RESET is opposite to that of the read in Fig. 1 . There are three SET operating concepts in this configuration. First, the operating point is fixed on the crossing between the solid line of Vg = 1.0 V of the select transistor and the TMO operation line of either the HRS or the LRS in Fig. 4 . The Vg bias is to control the RESET current [1] . At the beginning, the operating point is close to 0 V in the circle on the HRS line. It indicates that the potential difference of the TMO is dominant in 1T-1R series. After the resistance changes to the LRS, the SET voltage is divided into both 1.2 V of the transistor and 0.8 V of the TMO. Thus, it is to protect the 1.2-V transistor from the excessive voltage stress of 2V. Second, the SET is operated by every couple of the cells with a common BL contact, and continues one after another until all the cells are uniform in the LRS, like block erase. Third, unselected BLs are precharged at 1.2 V through the pch transistors. It protects either the unselected transistor or the Y-sel transistor from the excessive voltage of 2 V. On the other hand, in the RESET, the cell is individually operated by selecting both the BL and the WL. The 1.8-V nch transistor in the RESET driver, which clamps the SL voltage below 1.2 V by applying Vg = 1.8 V, prevents an error SET behavior [1] . The operating array condition appears in Table 2 .
Results and Discussions
The read current was estimated about 10 μA in the LRS. In the case of the 256-WLs x the 256-BLs, the read access time below 5 ns was simulated in Fig. 5 . The read disturbance in the LRS needs evaluating because of its low RE-SET voltage. Fig.6 shows the LRS-retention property with applying at 0.2 V. No degradation appeared for 10 k second that was equivalent to 2 x 10 12 cycles of the read access. Fig. 7 shows the simulated voltage waveforms in the SET operation. The voltage of the node "A", which stood for the node between the TMO and the select transistor, increased to 1.4 V after the resistance changed to the LRS. Moreover, the simulated voltage waveforms in the RESET operation are shown in Fig. 8 . Here, the resistive transition time for 1.5 μs was assumed. The voltage of the local SL was confirmed below 1.2 V. Thus, the stable SET / RESET operations were expected. Fig4. The concept of the SET operating point in the 1T-1R. In the case of V BL = 2V and Vg = 1.0V, it is basically divided into both 1.2V of the select transistor and 0.8V of the TMO junction on 1T-1R series. Insertion appears the circuitry 1T-1R cell. Table 1 Parameter definition for the TMO circuitry simulation. 
